Hacker News
new
|
past
|
comments
|
ask
|
show
|
jobs
|
submit
login
seamossfet
76 days ago
|
parent
|
context
|
favorite
| on:
TinyTinyTPU: 2×2 systolic-array TPU-style matrix-m...
The only time FPGAs / ASICS are better is if there's gains we can make by innovating on the hardware architecture itself. That's pretty hard to do considering GPUs are already heavily optimized for this use case.
Guidelines
|
FAQ
|
Lists
|
API
|
Security
|
Legal
|
Apply to YC
|
Contact
Search: